The main aim of this paper is to provide higher security for several applications over the Internet by enhancing the overall strength of the existing Advanced Encryption Standard algorithm (AES). The standard AES uses block size of 128-bit and key sizes of 128, 192, 256 bits. AES is the most popular ,highly secure, faster and strong symmetric key, block cipher cryptographic algorithm today . But in nowadays, cyberattacks are continuously developing. Shannon's theorem states that a one-on-one relationship between each message bit to each key bit (hence both key and message length equal) would give the best security. To improve the security of the original AES, message size is increased from standard block size of 128 bits to 192,256, 512 bits and key size is made as equal as the message block size. We get more security by the use of larger key size and the increased throughput from the larger input block size compared to original AES of 128 bits. The implementation of proposed algorithm require more area but it can be accepted as most of the applications require high level of security and high throughput. Further, paper discusses the use of reversible logic to mitigate the power attacks in conventional AES as reversible gates offer ideally zero internal power dissipation. The proposed work is designed and implemented using Xilinx tool and verified on Virtex-5 FPGA using chipscope. Results are discussed w.r.t power, delay and hardware required in terms of gate count is calculated and implemented using only Feynman gate with quantum cost 1.
INTRODUCTION
There were several hardware implementations of AES algorithm with standard block size of 128 and standard key size of 128,192,256 bits, as in [1] .These various implementations of AES depend on the applications. Some applications need higher level of security with area restriction, where as some applications need higher throughput and stronger security without caring about area or time limitations. The various AES algorithms can be implemented based on our requirements. Many hardware implementations for AES were found in literature. These implementations were done for the standard AES of 128 block size with 128,192 ,256 bits key size, such as the work proposed in [1] [2] [3] . The paper [1] presents the hardware implementation of AES Rijndael. Both encryption and decryption of AES algorithm are implemented using Xilinx Virtex-7 FPGA. The pre-calculated look-up tables (LUT) are used .High throughput and low latency are obtained in this approach. Less complex architecture is obtained by using pre-calculated LUTs. All the three standard key sizes of AES with standard block size of 128 are designed using Verilog -HDL. Advanced encryption standard AES-192 with multiple keys is proposed in the paper [2] . It is implemented using Field Programmable Gate Array (FPGA). The hardware implementation of AES algorithm with key size 128 bits and block size 128 bits is proposed in the paper [3] .The algorithm is implemented using FPGA Artix7 Nexys 4 kit by configuring it with the help of Software Development Kit (SDK) in Xilinx ISE design suite. The paper [4] proposes the implementations of all the three standard key sizes of AES (128, 192, 256 ) with block size of 128 which will use 10, 12 and 14 iterations respectively. In this approach , the cloud user is provided with all the three key sizes and based on the size ,cloud user will select one of the three encryption techniques and process is done.
The paper [5] explains AES algorithm with hybrid approach of Dynamic Key Generation and Dynamic S-box Generation. In this approach first more complexity is added in data to increase Confusion and Diffusion in Cipher text by using Dynamic Key Generation and then by using Dynamic S-Box Generation. Our proposed paper presents variation of the original AES algorithm with message and key size equal. As more security is needed for applications which need high level of security regardless of area and computational time but due to increase in message size and block size complexity of algorithm is increased. The proposed AES algorithm with equal key and message size provides high level of security and the increased throughput. Using equal key size as that of message results in more security, and more throughput from using two, four times larger block size(i.e. 256,512 block size) than the block size used in the original AES.-128 [6] . Our proposed AES algorithm uses 192,256,512 block sizes and same key sizes as that of block size [7] [8] . This new algorithm is designed and synthesized using Hardware Description Language (HDL).The reversible logic gates are used to implement the design [9] [10].
Reversible Logic Gates
Reversible logic is widely used nowadays and has got more popularity due to their ability to reduce the power dissipation which is the main requirement in low power VLSI design. A reversible logic gate has an n-input and n-output .It is a logic device with one-to-one mapping which means we can determine the outputs from the inputs and vice versa. We can implement one or more applications using single reversible logic gate. 
IMPLEMENTATION DETAILS
The new algorithm consist of the structure which is similar to original AES algorithm but having slight difference that is instead of using 128 bit plain text size and key size 128,192 or 256 bits, uses plaintexts of 192,256 and 512 bits and key size as that of message size 192,256 and 512 respectively that has impact on the whole algorithm structure. There are four transformations in the encryption of AES namely, Byte Substitution, Shift Row, Mix Column and Round Key Addition [11] [12] .
Analysis of Rijndael Algorithm passes through the 4 layers consists of

Byte Substitution
The AES algorithm performs operations on a two-dimensional array of bytes called the State. The state matrix consists of four rows of bytes, each containing N bytes, where N is the block length divided by 32. Each byte of data in state matrix is replaced by byte of data from look up table.
Shift Row Transformation
In shift row transformation, the rows of the state matrix are cyclically shifted by its row number.

The first row (Row 0) is not shifted.
The Row 1 is cyclically shifted by 1 byte to the left.
The Row 2 is cyclically shifted by 2 the left.
The Row 3 is cyclically shifted by 1 byte to the left or 3 bytes to the right
The shift row transformation of 8 -bit data is shown in Fig 2. It is implemented using reversible logic gate Feynman. In Fig  2. 2 N is the amount to be shifted .The same procedure is repeated N times. The same procedure is followed for 48, 64 and 128 bit data transformation in case of 192,256,512 respectively. 
Mix Column Transformation
The Mix column performs operations on the columns of the state matrix. The data is arranged in the form of two dimensional array of bytes known as state matrix. Each row of bytes in the state matrix is multiplied with the corresponding columns of constant matrix of 4x4.Mix column transformation is simulated using reversible logic gates. The fixed matrix used in our design is given below. Multiplication of byte of data by 03 can be implemented using reversible logic gate as shown in Fig 5. The byte of data is multiplied by 2 and then conditional bitwise XOR with the original byte of data before shifting it. The same condition is applied for multiplication by 2 as explained above. 
Add Round Key
There are different number of rounds depending on the key size and block size used. In the first round of encryption, the main key is XOR ed with the plaintext. In the remaining rounds except final round the sub keys obtained for different rounds are XOR ed with the output obtained from the mix column transformation. In the final round the last round sub key is XOR ed with the output of shift row transformation. Reversible logic of addround key is shown in 
Example of State Matrix Arrangement
RESULTS AND DISCUSSIONS
Verilog coding is done to check functionality of proposed work and verified on Vrtex5 (ML505) FPGA using chipscope. Simulation results of all 3 key size AES (192bit, 256bit and 512bit) are shown in figures 8.9.10. respectively. Also using tool power and delay generated is tabulated in Table 1 and shown in Fig 11,12 
CONCLUSION
Attempt is made to increase the security level by using plain text size same as that of key size. And design is implemented using reversible logic gates to address the side channel power attacks in conventional AES. Design is verified using Xilinx tool and implemented on virtex5 board using chipscope. Power and delay is tabulated for 3 key size AES. It is found to be using lesser hardware as it is implemented using only Feynman gate whose quantum cost is 1. Thus the increase in the message length as well as key w.r.t standard AES makes the AES algorithm more stronger against the new attacks and has an acceptable speed of data encryption and decryption.
